


CC-UART-APB UART Serial Interface Controller

Symbol



Features

- UART-compatible interface
- AMBA APB3 bus
- Full duplex
- Custom baud rate generation
- 8x, 16x oversampling
- 5, 6, 7, 8, 9 bits data
- 1, 2 stop bits
- LSB or MSB mode
- Configurable parity
- Hardware flow control
- RS485 mode
- Maskable interrupts
- Dedicated upstream and downstream DMA interface
- Fully synthesizable synchronous design with positive edge clocking
- DFT ready

Benefits


- Supplied as human-readable Verilog RTL source code
- Technology independent IP Core
- Suitable for FPGA and ASIC
- Silicon and FPGA proven
- Easy SoC integration
- Full implementation and maintenance support with individual approach
- Flexible licensing scheme

Generic Parameters


| Generic name | Description | Type | Range |
|---------------------------|---|---------|---------|
| PDMA_support | Configure PDMA interface support | integer | 0, 1 |
| default_interrupt_MAPPING | Reset value of interrupt_MAPPING register | integer | 0:32767 |

Integration example


- Using clock_request pin for low power mode:



- Pad connection example:



- RS485 mode:



Pin-out Description

| Pin name | Description | I/O | Active |
|-----------------------------|--|-----|----------|
| PCLK | Synchronous clock | I | rising |
| PRESETn | Asynchronous reset | I | low |
| PSEL | APB peripheral select | I | high |
| PENABLE | APB bus enable | I | high |
| PADDR[5:2] | APB bus address | I | data |
| PWRITE | APB bus write | I | high |
| PWDATA[31:0] | APB bus write data | I | data |
| PREADY | APB bus ready | O | high |
| PRDATA[31:0] | APB bus read data | O | data |
| interrupt_RX_finished | Reception finished interrupt | O | high |
| interrupt_TX_finished | Transmission finished interrupt | O | high |
| interrupt_TX_data_reg_empty | Transmit data register empty interrupt | O | high |
| interrupt_PARITY_error | Parity error interrupt | O | high |
| interrupt_FRAMING_error | Framing error interrupt | O | high |
| interrupt_OVERRUN_error | Overrun error interrupt | O | high |
| interrupt_BREAK_receiving | Break receiving interrupt | O | High |
| interrupt_BREAK_ending | Break ended interrupt | O | high |
| interrupt_CTS_falling_edge | CTS falling edge interrupt | O | high |
| interrupt_MAPPING[15:1] | Interrupt mapping vector | O | data |
| Downstream_enable | PDMA downstream enable signal | I | high |
| Downstream_busy | PDMA downstream busy signal | O | high |
| Downstream_request | PDMA downstream request signal | O | high |
| Downstream_ack | PDMA downstream ack signal | I | high |
| Downstream_data[31:0] | PDMA downstream data | I | data |
| Upstream_enable | PDMA upstream enable signal | I | high |
| Upstream_busy | PDMA upstream busy signal | O | high |
| Upstream_request | PDMA upstream request signal | O | high |
| Upstream_ack | PDMA upstream ack signal | I | high |
| Upstream_data[31:0] | PDMA upstream data | O | data |
| clock_request | Clock request signal | O | high |
| CTS_pad | UART Clear To Send | I | low |
| RX_pad | UART Receive Input | I | data |
| TX_pad | UART Transmit Output | O | data |
| TX_pad_oe | UART TX output enable | O | high |
| RTS_pad | UART Ready To Send | O | low/high |
| RTS_pad_oe | UART RTS output enable | O | high |

